A Surface Potential and Current Model for Polarity-Controllable Silicon Nanowire FETs by Zhang, Jian et al.
A Surface Potential and Current Model for
Polarity-Controllable Silicon Nanowire FETs
Jian Zhang*, Pierre-Emmanuel Gaillardon, Giovanni De Micheli
E´cole Polytechnique Fe´de´rale de Lausanne (EPFL), Lausanne, Switzerland
*Email: jian.zhang@epﬂ.ch
Abstract—Silicon nanowire FET (SiNWFET) with dynamic
polarity control has been experimentally demonstrated and has
shown large potential in circuit applications. To fully explore
its circuit-level opportunities, a physics-based compact model
of the polarity-controllable SiNWFET is required. Therefore, in
this paper, we extend the solution for conventional SiNWFETs
to polarity-controllable SiNWFETs. By solving the current con-
tinuity equation, the potential distribution and drain current
is obtained. The model shows good agreement with TCAD
simulation. It can be used as the core to develop the complete
compact model for polarity-controllable SiNWFETs.
I. INTRODUCTION
As a potential candidate for continuous scaling down, sili-
con nanowire FET (SiNWFET) provides excellent electrostatic
control with its gate-all-around structure [1]. By exploiting
metallic contacts, SiNWFET can be fabricated with a dopant-
free process, but exhibits ambipolar characteristics. However,
by exploiting an additional gate to electrostatically trim the
Schottky barriers at source and drain, the polarity of the
SiNWFET can be reconﬁgured dynamically [2]–[5]. Polarity-
controllable devices provide new opportunities for circuit
design thanks to their enhanced functionalities, and has been
extensively studied on fabrication, circuit and architecture
design [6]–[9]. Neverthless, as the bridge between technology
and design, a physics-based compact model for polarity-
controllable SiNWFETs is not yet available.
There are many works on the compact modeling of doped
source/drain or Schottky-barrier SiNWFETs [10], [11]. Com-
pared to these devices, polarity-controllable SiNWFETs in-
troduce additional gated regions between source and drain.
Therefore, it is necessary to model the potentials of the
different regions in order to predict the device characteristics.
To address this discontinuity of the gate voltages along the
channel, a simple assumption of constant capacitances is
proposed in [12] for dual-gate carbon nanotube FET, which
has the similar multiple-gate structure as polarity-controllable
SiNWFETs. However, the ballistic solution for carbon nan-
otube FET is difﬁcult to be applied to SiNWFET.
In this paper, we ﬁll the gap in modeling polarity-
controllable SiNWFETs by presenting a long-channel model
for this device based on the solution of conventional SiN-
WFETs. Starting from Poisson’s equation, the potential distri-
bution and the drain current are obtained by solving the current
continuity between Schottky-barrier contacts and the drift-
diffusion of both carriers in the channel. The model shows
good agreements with TCAD simulation. Advanced physical
effects can be easily embedded into the model to develop a
complete compact model for polarity-controllable SiNWFETs.
II. POLARITY-CONTROLLABLE SINWFET STRUCTURE
A polarity-controllable SiNWFET is shown in Fig. 1a.
Metallic source and drain allow the conduction of both elec-
trons and holes within an intrinsic silicon nanowire channel.
The device has three gated regions. The two external gates are
connected together to modulate the Schottky barriers. Since
this gate determines the type of carriers through the Schottky
barriers, it is named Polarity Gate (PG). For the convenience
in the following analysis, the PG close to the source is called
PGS, while the one close to the drain is called PGD. The gate
in the middle of the channel induces a potential barrier to
control the current, and is named Control Gate (CG).
The device has been experimentally demonstrated in [4]
by a vertically-stacked nanowire structure. The SEM picture
and measured characteristics are reproduced in Fig. 1b. The
double-gate SiNWFET shows promising performance in terms
of near-ideal subthreshold slope and high Ion/Ioff ratio.
The band diagrams in different conﬁgurations are shown in
Fig. 1c. In n-type conﬁguration, a positive voltage is applied on
PG and electrons may tunnel through the thin Schottky barrier
at source into the channel. At on state, CG is polarized to allow
electrons ﬂowing through the channel easily without barriers
in the channel. In contrast, at off state, the potential barrier
induced by CG prevents the current from ﬂowing. The p-type
operation is similar, but relies on holes tunneling through the
barrier at drain.
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Fig. 1. (a) Conceptual sketch of a double-gate SiNWFET, (b) SEM picture
and measured characteristics of the double-gate SiNWFET [4]. (c) Band
diagrams of on-state and off -states in n-type and p-type conﬁgurations.
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III. MODEL DERIVATION
In this section, the surface potential is obtained for both
n-type and p-type operations. Then, the expression of drain
current is derived at Schottky barriers and in the silicon
nanowire channel. By solving the current continuity, the po-
tential distribution and the drain current are ﬁnally obtained.
A. Surface Potential Model
In order to capture the transport of both electrons and holes
in the model, 1-D Poisson’s equation in an intrinsic silicon
nanowire channel is written as:
d2φ
dr2
+
1
r
dφ
dr
=
qni
εs
(
e
q(φ−Vn)
kT − e q(Vp−φ)kT
)
(1)
where Vn and Vp are the quasi-Fermi potential of electrons
and holes, respectively. Symbols used in this work all refer to
their common meanings as in [13] unless speciﬁed otherwise.
However, it is difﬁcult to obtain an accurate and explicit
solution to (1). Therefore, a piecewise solution is ﬁrst obtained
by only considering electrons or holes according to the bias
Vgeff = VG − VFB [10]:
φ =
⎧⎨
⎩
φn = Vn +
kT
q ln
(
−8Bn
δ(1+Bnr2)2
)
if Vgeff  Vp+Vn2
φp = Vp − kTq ln
( −8Bp
δ(1+Bpr2)2
)
if Vgeff  Vp+Vn2
(2)
Then, a single-piece approximation of φ is written as:
φ = σ1 · φn + σ2 · φp (3)
where σ1 = (1 + tanhα)/2, σ2 = (1 − tanhα)/2, δ =
q2ni/kTεs and α = q(2Vgeff − Vn − Vp)/2kT . Bn and Bp
are determined by the boundary condition from Gauss’s law:
Cox(Vgeff − φs,0) = εs dφ
dr
∣∣∣
r=R
= Qn −Qp (4)
By substituting (3) into (4), we approximately derived:
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where Q0 = 4(kT/q)(εs/R), and ΔV = (kT/q)ln(8/δR2).
Once the carrier density Qn and Qp are solved from (5),
the long-channel surface potential φs,0 can be obtained by
substituting Bn(p) = −Qn(p)/[(Qn(p) +Q0)R2] into (3).
Eqs. (5) are accurate for calculating the potential and the
density of majority carriers, which are important for solving
the current. Therefore, (5) is used as a good approximation
for following calculations. In addition, we derive a reﬁned
expression to calculate the density of minority carriers:
Qn,min ≈ qni
R
∫ R
0
re
q(φp−Vn)
kT dr
=
qniδ
48B2pR
e
q(Vp−Vn)
kT
[
1− (1 +BpR2)3
]
(6)
A uniﬁed solution valid for all bias conditions is thus given:
Qn = σ1 ·Qn,maj + σ2 ·Qn,min (7)
where Qn,maj is the result of (5a). Qp can be similarly derived.
For Schottky-barrier devices, the potential distribution near
the contacts is required in addition to φs,0 to calculate the
tunneling through the Schottky barriers. Therefore, we apply
a quasi-2-D solution of the surface potential [11]:
φs = φs,0 +Δφs,S(y) + Δφs,D(y) (8)
Δφs,S(y) = (Vbi + VS − φs,0) sinh((L− y)/λ)sinh(L/λ)
Δφs,D(y) = (Vbi + VD − φs,0) sinh(y/λ)sinh(L/λ)
in which the characteristic length λ =
√
εsR/2Cox, L is the
length of each gate, and Vbi = χ+Eg/2q−Φm is the built-in
potential with Φm the workfunction of Schottky contacts.
B. Drain Current Model
According to the derived potential model, the potential
along the channel can be obtained when the quasi-Fermi
potentials Vp and Vn are known. To obtain Vp and Vn at each
region, the current continuity condition needs to be solved.
For simplicity, here we only discuss the VDS ≥ 0 case. The
results when VDS < 0 is the same as the device is symmetric.
Considering that the quasi-Fermi potentials mostly drop at the
contacts and the interfaces between gated regions, we also
assume Vp and Vn keep constant within each region. They
are labeled as Vn(p),PGS , Vn(p),CG, and Vn(p),PGD . The surface
potentials at each region are also labeled as φPGS , φCG, and
φPGD , respectively.
First we consider the Schottky contacts. Electrons may
tunnel through the Schottky barrier from source and holes
may tunnel from drain based on the bias conditions. To avoid
the complexity of calculating the tunneling probability, the
effective Schottky barrier heights ΦSBeff is applied based on
the assumption of the tunneling distance dt [12], [14]. The
tunneling probability is assumed to be unity if the barrier is
thinner than dt and zero otherwise. By solving (8) at y = dt
and y = L− dt, the effective Schottky barriers are given by
ΦSBeff,n = ΦSB,n − (φPGS − Vbi − VS)(1− e−dt/λ) (9a)
ΦSBeff,p = ΦSB,p − (Vbi + VD − φPGD)(1− e−dt/λ) (9b)
where ΦSB,n = Φm − χ and ΦSB,p = χ+ Eg/q − Φm are the
Schottky barrier heights for electrons and holes, respectively.
In addition to the Schottky barriers, CG may also induce a
potential barrier in the middle of the channel as shown in Fig.
1c. This barrier ΦC can be expressed as:
ΦC,n = (Vbi + VS + φSB,n)− φCG (10a)
ΦC,p = φCG − (Vbi + VD − φSB,p) (10b)
Finally, the barrier height for carriers to overcome is the
larger one between ΦSBeff and ΦC [12]:
Φeff,n(p) = max[ΦSBeff,n(p),ΦC,n(p)] (11)
Therefore, the current through this barrier is given by
IT,n(p) = πR
2A∗n(p)T
2exp(−qΦeff,n(p)/kT ) (12)
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in which A∗n(p) is the effective Richardson’s constant for
electrons (holes).
After coming through the Schottky barriers, the carrier
transport in the channel is described by the drift-diffusion
model. Therefore, the inner part of the device operates like
a conventional single-gate SiNWFET, which uses CG as the
gate and PG-controlled regions as doped source and drain.
Based on this assumption, the drift-diffusion current in the
channel is derived from (5) following the method in [10]:
IDD,n = μn
2πR
Leff
[G(Qn,S)−G(Qn,D)]
IDD,p = μp
2πR
Leff
[G(Qp,D)−G(Qp,S)] (13)
G(Q) = 2
kT
q
Q+
Q2
2Cox
− kT
q
Q0ln
Q0 +Q
Q0
Qn(p),S(D) is obtained by solving (5) with VG = VCG and
Vn(p) = Vn(p),PGS at source or Vn(p) = Vn(p),PGD at drain.
If the recombination of carriers in the channel is neglected,
the current continuity in the device gives
IT,n(p) = IDD,n(p) (14)
In conventional MOSFET, the quasi-Fermi potential mostly
drops at the drain side. Thus, we get
Vn,CG = Vn,PGS , Vp,CG = Vp,PGD (15)
When reaching the other side of the channel, the carriers
need to come over the other Schottky barrier. The correspond-
ing currents are modeled as:
IT,n = πR
2A∗nT
2exp(−qΦSB,n
kT
)(e
q(VD−Vn,PGD )
kT − 1) (16a)
IT,p = πR
2A∗pT
2exp(−qΦSB,p
kT
)(e
q(Vp,PGS
−VS)
kT − 1) (16b)
Combining both (16) and (12) yields to:
Vn,PGD = VD−
kT
q
ln
[
1 + exp
(
q(ΦSB,n − Φeff,n)
kT
)]
(17a)
Vp,PGS = VS+
kT
q
ln
[
1 + exp
(
q(ΦSB,p − Φeff,p)
kT
)]
(17b)
By solving (14), (15) and (17), the quasi-Fermi potentials
and thereby surface potentials and current are obtained.
In the above analysis, the Schottky barriers and the nanowire
channel are separately modeled. Therefore, advanced physical
effects associated with Schottky barriers and the channel can
be easily integrated into the proposed core framework. We do
not address these questions in this work due to the page limit.
IV. RESULTS AND DISCUSSIONS
First, we verify the model of electrostatic potential with
respect to numerical solution of Poisson’s equation (1) using a
ﬁnite element method. In the demonstrated device, an undoped
silicon nanowire with a diameter of 30 nm is used as the chan-
nel, unless speciﬁed otherwise. The thickness of SiO2 is 2 nm.
The potential at the surface and the center of the nanowire as
well as the potential distribution along the radial direction are
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Fig. 2. (a) Surface potential and center potential, (b) potential distribution
along the radius direction in the silicon nanowire. (c) The carrier density.
Quasi-Fermi potentials Vn and Vp are set to 0.2 V and 1.0 V, respectively.
shown in Figs. 2a and 2b with given quasi-Fermi potentials. As
observed from the ﬁgures, the proposed potential model agrees
well with numerical solution and provides a smooth transition
between different gate voltages. Fig. 2c shows the calculated
carrier densities with the numerical solution. Although (5) is
accurate for calculating majority carriers, it cannot accurately
model minority carriers. In contrast, the uniﬁed solution (7)
presents a good match with numerical solution.
In order to further verify the whole model, a double-gate
SiNWFET as illustrated in Fig. 1a is simulated using Synopsys
Sentaurus [15]. In the 3-D simulation, the coupled Poisson’s
equation and drift-diffusion model are self-consistently solved.
The length of each gate is set to be 200 nm. Metal gates with
mid-gap workfunction and Schottky barrier contacts with the
workfunction of 4.45 eV are applied. WKB approximation
is used to calculate the tunneling at Schottky contacts and a
constant mobility model is applied in the channel.
According to the analysis in Sec. III, the device can be
described by three components in series as shown in the inset
of Fig. 3. The Schottky contacts together with PG can be
considered as back-to-back Schottky diodes with an additional
modulation by PG. CG modulates the barrier in the middle of
the channel as in conventional MOSFETs.
The surface potential distribution along the channel for n-
type conﬁguration is shown in Fig. 3 by ﬁxing VPG at 1.5V.
When increasing VCG, not only φCG, but also φPGS increases
due to the change of quasi-Fermi potentials.
With a ﬁxed VPG, the device behaves in the deep subthresh-
old region as a conventional MOSFET. As observed in Fig.
4a, the Subthreshold Slope (SS) is approaching the ideal value,
since the effective barrier height is determined by (10). Beyond
this region, the current starts to be dominated by the effective
Schottky barriers as described in (9), limiting SS. Note that,
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the electron current also contributes to the leakage in p-type
conﬁguration, resulting in a degraded gate control over the
leakage current near VCG = 1.5V .
In contrast, when varying VPG while applying a ﬁxed bias
on CG, the drain current is determined by the Schottky barriers
within the whole subthreshold region. In this case, the SS is
worse than varying VCG as shown in Fig. 4b. However, in
the deep subthreshold region of n-type characteristics, φPGS <
Vbi + VS. Thus, the effective barrier height is determined by
φPGS . This effect is included in the model by replacing φCG
by min[φCG, φPGS ] in (10a). The resulted different regimes of
SS in n-type conﬁguration can also be observed in Fig. 4b.
The simple assumption of λ in the model does not perfectly
capture the effect of the induced carriers, thus causing slight
difference between the prediction and TCAD simulation when
the device completely turns on. However, it can be addressed
by introducing a uniﬁed λ as in [11]. For simplicity, the
modeling of the bias-dependent λ is not discussed in this work.
If PG and CG are connected together, the device works
as a single-gate Schottky-barrier MOSFET. The ambipolar
characteristics are shown in Fig. 5a. While Schottky-barrer
devices are appealing because they do not require chemical
doping, they also suffer from low Ion/Ioff ratio with poor
subthreshold slope due to the ambipolar behavior. In this work,
we exploit electrostatic control of the Schottky barriers with
an additional gate to achieve high Ion/Ioff ratio as well as
near-ideal subthreshold slope as demonstrated by both the
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experiments [4] and compact modeling. Fig. 5b shows the
output characteristics with a ﬁxed polarity-gate voltage.
V. CONCLUSIONS
This paper presents a physics-based potential and drain cur-
rent model for polarity-controllable SiNWFETs with a double-
gate structure. By solving both carrier tunneling at Schottky
contacts and the drift-diffusion in the channel, the potential
distribution and drain current are obtained. The proposed
model show good agreements with TCAD simulation for
different bias conﬁgurations. A complete and more accurate
model can be built based on the presented framework, and
used for the exploration of functionality-enhanced devices.
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